Algorithms and hardware architectures for matrix inversion in massive MIMO uplink data detection
Loading...
Date
Authors
Θάνος, Αλέξιος
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
This thesis focuses on uplink data detection of a massive MIMO scheme. Two known algorithms for matrix inversion are evaluated considering precision and BER performance for the uplink detection system through MATLAB simulations. Furthermore, exploration of trade-offs in uplink data detection at hardware implementation level and aspects targeting FPGA designs are presented. Design trade-offs include size of datapath units for complexity reduction, hardware architectures for matrix operations, data representation optimization and trading latency for BER performance. Finally, an FPGA-optimized implementation is presented.
Description
Keywords
Massive MIMO, Data detection, Signal processing, Matrix inversion, FPGA