Design of a voltage to time converter for time to digital converters

Loading...
Thumbnail Image

Date

Authors

Γκουρούσης, Θωμάς

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

This work deals with the design of a Voltage to Time Converter (VTC). The motivation behind this is the fact that a Voltage to Time Converter combined with a Time to Digital Converter (TDC) can form an Analog to Digital Converter (ADC). Since the VTC acts as a bridge between our world ,which is analog of course, and the digital world special care must be taken when implementing it. What makes things even more complex is the need to design the Voltage to Time Converter in nanometer CMOS process nodes. Firstly, different ADC architectures are presented. After that the focus is on the most prominent VTC topologies. Once the architecture is chosen the goal is designing the individual components that constitute the system. Finally , everything is combined to create the VTC. The individual components designed are a sample and hold circuit, a ramp generator and two different comparators, one static and one dynamic. The aforementioned circuits are carefully designed to operate in low voltages and high speeds of operation.

Description

Keywords

Voltage to time converter, Comparators, Sample and hold, Ramp generators

Citation